Visible light communication (VLC)-based beacon systems, which usually transmit identification (ID) information in small-size data frames are applied widely in indoor localization systems. There is one fact that flicker of LED light should be avoided in any VLC systems. Current flicker mitigation solutions based on run-length limited (RLL) codes suffer from reduced code rates or are limited to hard-decoding forward error correction (FEC) decoders. Recently, soft-decoding techniques of RLLcodes are proposed to support soft-decoding FEC algorithms, but they include high-complexity and time-consuming computations. Fortunately, non-RLL direct-current (DC)-balance solutions can overcome the drawbacks of RLL-based algorithms. In this paper, we introduce a non-RLL flicker mitigation method for the VLCbased beacon systems that combines a simple pre-scrambler with a Polar encoder to keep the DC-balance of VLC system even in short data frames. Also, we have proposed a hardware architecture for the proposed non-RLL VLC receiver for the first time. Moreover, to enable the soft-decoding of the Polar decoder, we introduce a 3-bit soft-decision filter which helps improve the bit-error-rate performance of the system.
I. INTRODUCTION
VLC simultaneously provides both illumination and communication services. Current VLC systems use On-Off Keying (OOK) modulation to convey digital information via lightemitting diode (LED) signals. The brightness and stability of the light are affected by the distribution of the 1's and 0's in the data frames. As a result, flicker mitigation which based on DC-balance techniques is considered as one of the essential concerns in any VLC systems. In VLC-beacon-based indoor localization systems, unique ID information is transmitted from VLC-LED bulbs for purposes such as identifying objects and locations [1] . Furthermore, some publications have introduced about beacon-based frames with the sizes of 158bit [1] , 56-bit [2] or 34 symbols (0.96ms) [3] . We found that the 158-bit beacon-based frame which is defined by Standard of Japan Electronics and Information Technology Industries Association (JEITA) should be considered in this paper [3] , [4] . Table I summarizes proposals related to FEC and flicker mitigation for VLC. The conventional solution is defined in the IEEE 802.15.7 VLC standard and employs Reed-Solomon (RS) codes, Convolutional Codes (CC) and hard-decoding RLL (hard-RLL) algorithms [5] . However, the applicability of hard-RLL methods is limited to hard-decoding FEC codes [5] - [7] ; consequently, the error-correction performance of the entire system is restricted. Recently, soft-decoding RLL (soft-RLL) solutions have been proposed in [8] - [11] . These techniques permit soft-decoding FEC algorithms to be applied to improve the bit-error-rate (BER) performance of VLC systems, but they also include heavy computational efforts, with many additions and multiplications. Zunaira et al. have proposed replacing the classic RLL codes with a recursive Unity-Rate Code (URC) as the inner code and a 17-subcode IRregular Convolutional Code (IRCC) as the outer code [12] . Although this method can achieve a dimming level of approximately 50% with good BER performance, however, the system latency is increased with the iterative-decoding IRCC-URC scheme. In addition, the long codeword lengths, which ranges from 1000 to 5000 bits, reduce the compatibility of this proposal to VLCbased beacon systems in which beacon-based frame sizes are always small [1] , [2] . As an alternative approach, Kim et al. have proposed two coding schemes based on modified Reed-Muller (RM) codes [7] . Although this method can guarantee DC balance at exactly 50%, it has the inherent drawbacks of a low code rate and inferior error-correction performance compared with turbo codes, low-density parity-check (LDPC) codes or polar codes. Also, Lee and Kwon have proposed the use of puncturing and pseudo-noise sequence scrambling with compensation symbols (CSs) [13] . This proposal can achieve very good BER performance; however, puncturing with CSs will lead to redundant bits in the messages, thereby reducing the transmission efficiency. Another coding scheme based on fountain code, with greatly improved transmission efficiency, was mentioned in [15] . However, this scheme requires feedback information and thus is not suitable for broadcasting scenarios in beacon-based VLC systems. Recently, Xuanxuan 
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Flicker-free termed eMiller codes which is a class of RLL codes known for high-bandwidth efficiency [16] . She also proposed an improved version of the Viterbi algorithm, termed mnVA to further enhance the performance of her proposed eMiller. Her simulation results have shown that eMiller helps improve the performance of the whole VLC system, and this code seems to be promising for VLC applications. However, two main drawbacks of this approach are the code-rate = 1/2 is still not optimized compared with non-RLL approaches, and an increase in computational complexity. Advantages of Polar code are exploited intensely together with soft-decoding of RLL codes have been introduced at [10], [11] . According to these publications, VLC transmitters applied Manchester and 4B6B codes as the RLL solutions. As a result, their BER performances have been improved remarkably with a flexibility of Polar code's code-rate. However, we found that code-rate = 1/2 of Manchester code, or coderate = 0.67 of 4B6B are not the best optimization solution for channel efficiency enhancement if compared with non-RLL approaches. Moreover, soft-decoding of RLL codes are time-consuming works which include multiplication, exponential and logarithm computations. Fang et al. have recently proposed a non-RLL polar-code-based solution for dimmable VLC [17] . This approach has shown promising results in weight distribution and run-length distribution. Moreover, this solution also shows an improved transmission efficiency while achieving a high coding gain compared with RS and LDPC codes. We have found that this solution can overcome the drawbacks of related works mentioned above; specifically, it offers non-iterative decoding, a flexible code rate, and a high BER performance without requiring feedback information. However, we also found that the big obstacle of this proposal is the equal probabilities of short runs of 1's and 0's can only be achieved with a long codeword length; as chosen to be N=2048. Although, it is stated that, in low-throughput VLC systems, such as beacon-based ones, long data frames must be avoided. It is evident that a solution [17] based on a polar encoder alone is not applicable in such VLC-based beacon systems because DC balance is unguaranteed for short data frames. In this paper, we propose a fast-convergence non-RLL DC-balance scheme based on pre-scrambled non-systematic polar encoder (NSPE) and systematic polar encoder (SPE). Consequently, the proposed method can guarantee DC balance around the range of (41.25%, 63.75%) by a Polar encoder has a codeword length of N=256 and input frame length equals 158bit (JEITA's beacon-frame length) [3] , [4] , which is 8 times shorter than the codeword length of N=2048 required for the polar-code-based solution proposed in [17] . Furthermore, as an advantage of the non-RLL solution, our proposal also shows an excellent code-rate value (0.617) compared with related works mentioned in Table. I. Fig. 1 presents our proposed system in which VLC transmitters' routines are processed by a firmware program on a lowend micro-controller; while the VLC receiver is implemented on an FPGA with a novel hardware architecture.
II. OUR PROPOSED SYSTEM
In a digital transmission system, a data scrambler plays an essential role because it causes energy to be spread more uniformly. At the transmitter, a pseudorandom cipher sequence is modulo-2 added to the data sequence to produce a scrambled data sequence.
Describe the generating polynomial P(x) as:
where c 0 = 1 and equals 1 for other indexes.
We have found that the output bit probability distributions of pre-scramblers with different generating polynomials seem to differ slightly. Therefore, we propose the simple generating polynomial presented in (2):
Meanwhile, Polar codes can be classified into two types: non-systematic and systematic codes. Typically, a polar code is specified by a triple consisting of three parameters: (N, K, I), where N is the code length, K is the message length, and I is the set of information bit indices. Let d be a vector of N bits, including information bits. The generator matrix is defined as G = (F ⊗n ) I . Then, given a scrambled message u of K bits in length, a codeword x is generated as given in (3).
Systematic polar codes were introduced to achieve better errorcorrection performance compared with non-systematic polar codes [18] . A Polar encoder is formed of many layers of XOR gates, with a complexity of N 2 log 2 N XORs. The output bit probability distribution of a Polar encoder naturally becomes centralized at approximately 50% 1's and 50% 0's as the codeword length increases [17] . We select the Polar code as the basis for our main FEC scheme for VLC-based beacon systems for several reasons:
1) Unusual code rates are supported. Specifically, a (256;158) polar code, which has a code rate of 0.617, is suitable for a beacon-based frame size defined by JEITA K=158 [1] , [4] .
2) The encoder's output bit probability distribution is naturally centralized at 50% 1's and 50% 0's when codelength is long enough [17] . 3) High error-correction performance can be achieved with low hardware complexity; our previous work [19] . 4) The inherently short run lengths of a polar encoder can help mitigate potentially lighting flicker [17] . From experiments, we have found that a pre-scrambler can help to ensure the fast convergence of the output probability distribution of an inner (256;158) Polar encoder. As a result, the proposed system can guarantee DC balance in VLC-based beacon systems as depicted in Fig.1 . Because of simplicity, OOK modulation is considered in the system design. Also, at the receiver, we are trying to implement a soft-filter in which extracts log-likelihood ratio (LLR) values calculated from probability information of received signals. Indeed, in the case of VLC AWGN channels, a sequence of the loglikelihood ratios (LLRs) is used to pass to the soft decoder, expressed by Eq.4:
where y i is the received sample and the conditional probability is generally calculated as Eq.5
where µ ∆ and σ ∆ are the mean value and standard deviation for ∆ = 0, 1. However, when making a real prototype of a soft-decoding VLC receiver, we found that it is unfeasible in estimating the LLRs using such Eq.(4) and Eq.(5) due to µ ∆ and σ ∆ cannot be estimated in real wireless optical channels .   TABLE II  3-BIT SOFT-DECISION FILTER'S MAPPING TABLE   Comparator Range
Output LLR values 1943 Therefore, in this paper, we propose applying a soft-decision filter which is first introduced in optical communication systems for our prototype of VLC receiver [20] . The analog to digital converter (ADC) converts received analog signals to digital signals. The filter analyses these digital signals and calculate log-likelihood ratio (LLR) values to feed to a softdecoding Polar decoder. The soft-decision filter includes 2 N −1 decision thresholds to compare with the incoming received signal, where N is the number of quantization bits. Previous research on the soft-decision filter in optical communication systems has shown that 3-bit soft decision was the optimum solution [20] . In the case of N=3 for 3-bit soft decision, seven thresholds from V t+3 to V t−3 are established from the error probabilities of the two possible received signals 0 and 1. We have defined a mapping table with output LLR values are carefully chosen from training simulation results on MATLAB. Table II shows ranges of comparison and its output LLR values.
III. EXPERIMENTAL RESULTS
In this section, we present all-sided evaluations of our proposal on bit probability distribution, run-length, BER/FER performances. Due to the hardware implementation, we also present the FPGA and ASIC synthesis results.
A. Centralized bit probability distribution
Regarding the previously proposed non-RLL solution based only on a polar encoder [17] , the authors demonstrated the fluctuation of the code weight distribution around the 50% dimming level. Specifically, in the case of a polar encoder with 2048-bit codewords, the percentage of one bits was reported to fluctuate in the range of (42.1875%, 57.8125%). However, we have found that this fluctuation range can only be achieved when the proportions of 1's and 0's in the input data (before the FEC encoder) are both equal to approximately 50%. Unfortunately, the bit ratio of the input data is unknown beforehand because of the randomness of these data, and this input bit ratio dramatically affects the output bit ratio of the FEC encoder. If the minimum and maximum bit ratios are included, the real fluctuation range of the output bit probability distribution of a polar encoder with 2048-bit codewords is (41.25%, 61.25%). In this paper, we evaluate our proposed method using a worst-case input bit ratio corresponding to
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Parallel to Serial (P2S) Fig. 3 . The proposed hardware architecture of 3-bit soft-decision filter 10% zero bits and 90% one bits. A simulation was performed using 10,000 158-bit data frames. From the experimental results presented in Fig.4 , we can also see that an NSPE shows a better-centralized bit distribution compared with that of an SPE regardless of whether pre-scrambling is applied or not. This can be explained because the information bits transparently appear as part of the codewords, the output probability distribution of an SPE is not well centralized if it is compared with NSPE's one. Especially when a prescrambler is not used, the probability distribution of the SPE tends toward 85% one bits which might affect strongly on flicker phenomenon. Fig.4 shows the impact of a pre-scrambler on the output bit probability distribution of the NSPE and SPE. Notably, DC balance is not guaranteed in the case of a (256;158) polar code if a pre-scrambler is not applied, because the encoder's output bit probability distribution is spread over a broad range of percentages (32.5%, 85%) in case of NSPE; or (67.5%,100%) in case of SPE. However, when a pre-scrambler is used, the output fluctuation range of the pre-scrambled (256;158) polar encoders converge to around (41.25%, 63.75%), whereas the fluctuation ranges of polar encoders with codeword lengths of 2048 and 1024 are (41.25%, 61.25%) and (38.75%, 67.5%), respectively. Thus, pre-scrambling causes the output bit probability distribution of a (256;158) Polar encoder to be approximately equal to those of (1024;512) and (2048;1024) encoders. In other words, considering the frame size of beacon-based systems, a prescrambler is necessary to ensure faster convergence to a centralized bit probability distribution.
The experimental results presented in Fig.4 demonstrate that a pre-scrambler combined with a Polar encoder is useful for ensuring faster convergence to a centralized output bit probability distribution. Accordingly, DC balance can be guaranteed in VLC-based beacon systems even if a short beacon-based frame of 158 bits is applied. Compared with the non-RLL DC-balance solution based only on a polar encoder with 2048bit codewords presented in [17] , our proposed method can achieve the same output bit probability distribution with a shorter codeword length by a factor of 8.
B. Run-length reduction performance
Evaluating the flicker mitigation also requires consideration on run-length of all packets. In the simulation model, we have sent 10000 frames of 158-bit with the percentage of bit-0 changes from 0% to 100%. The results are presented in graphs in Fig.5 . Accordingly, the maximum run-lengths are reduced remarkably in case of the pre-scrambled technique 212 2018 International Conference on Advanced Technologies for Communications is applied for Polar encoders. Specifically, the maximum runlength reduction gain that NSPE can achieve is 1.9; while an even better effect on SPE is the gain of 4.08 when 90% of bit-0 appears in a data frame. About the relationship between maximum run-length and minimum flicker mitigation frequency, we introduced a simple equation (Eq.(6)) that may be useful to estimate the minimum transmit frequency. While F min−F M is the minimum frequency that flicker mitigation is guaranteed; maxRL is the maximum run-length and MFTP is stated around 5 ms [17] . Hence, the minimum frequency that the flicker mitigation in our proposed system is guaranteed is 2.5 kHz, which is still much smaller than the minimum frequency defined in [5] .
C. Bit-error-rate (BER), frame-error-rate (FER) Fig.6 shows the BER performance of our works compared with some related works. We both applied non-systematic and systematic Polar encoder which has code-rate = 0.617 (256;158). Also, Fig.7 presents the FER performances of our works. Although the systematic Polar decoders can achieve a better BER performance than the non-systematic decoders. However, FER performances of them are the same for all cases. Besides, in term of BER, FER evaluations, our works outperform Bit-level Soft (BLS) RLL based on Reed-Solomon(RS) code solutions at code-rates (15/11), (15/7) and (15/3) which are mentioned in [8] . Furthermore, BER, FER performances of our non-RLL solution also outperform our previous work which based on soft-decoding of 4B6B and Polar code [11] . Besides, we have selected some typical BER performances which have been introduced recently in related works [6] , [7] , [16] to evaluate our proposed system Fig.6 .
D. FPGA and ASIC Implementation of proposed VLC receiver
Tab.III and IV summarize the FPGA and ASIC synthesis results of our non-RLL VLC receiver. The proposed hardware 
IV. CONCLUSION
We have proposed a non-RLL DC-balance solution consisting of a pre-scrambler based on a simple generating polynomial combined with a Polar encoder. The proposed method has a centralized bit probability distribution, with approximately equal numbers of zero and one bits. Moreover, the maximum run-length of bit-0 is reduced remarkably when pre-scrambler is applied with Polar code. Therefore, DCbalance can be maintained even with the short data frames of VLC-based beacon systems. Moreover, the non-RLL nature of the proposal reduces the complexity of the VLC receiver with great improvements on information code-rate. Besides, a non-RLL VLC receiver can enable soft decoding of polar codes, which can be applied in VLC receivers to enhance the error-correction performance. Besides, we have introduced a novel hardware architecture for the proposed non-RLL VLC receiver with FPGA and ASIC synthesis results are given in details.
